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Abstract—Mainstream Field Programmable Gate Array
(FPGA) power estimation tools are based on probabilistic activity
estimation and analytical power models. The power consumption
of the programmable resources of FPGAs is highly sensitive
to their conﬁgurations. Due to their highly ﬂexible nature,
the conﬁgurations of FPGAs routing multiplexers or Look Up
Tables (LUTs) are really different from a design to another
but current analytical power models cannot accurately capture
the associated power differences. In this paper, we introduce a
simulation-based power estimation framework for FPGAs, called
FPGA-SPICE, which supports any FPGA architecture that can
be described with an architectural description language. Our
power estimation engine automatically generates accurate SPICE
netlists according to the FPGA conﬁgurations and enables precise
power analysis of FPGA architectures. SPICE testbenches can
be generated at different level of complexity, denoted as full-
chip-level, grid-level and component-level testbenches. Full-chip-
level testbenches dump the netlists associated with the complete
FPGA fabric. To reduce simulation time, FPGA-SPICE can split
the full-chip-level testbenches into grid-level testbenches, each of
which consisting of a complete logic block netlist, or component-
level testbenches, which consider individual circuit elements, i.e.,
multiplexers, LUTs, ﬂip-ﬂops, etc., separately. We show that the
grid/component-level approach can achieve 14× speed-up with
a moderate 14% accuracy loss, compared to the full-chip level.
We also use FPGA-SPICE to study the power characteristics of
a commercial FPGA architecture at different technology nodes.
Experimental results show that the global routing architecture
consumes 50% of the total power, the local routing architecture
claims for 40% of the total power, and the remaining 10% comes
from the LUTs and ﬂip-ﬂops.
I. INTRODUCTION
Very Large Scale Integration (VLSI) power estimation
techniques can be classiﬁed into two categories: simulation-
based and probability-based [1]. On the one hand, simulation-
based methods are the most direct way to do accurate power
analysis. They typically rely on SPICE-based simulators to
analyze the power consumption of a given circuit netlist.
However, in the 1990s, SPICE simulations were regarded
to be only applicable for small-scale circuits due to the
low simulation speed and high memory usage [1]. On the
other hand, probability-based methods are based on signal
activity estimation and analytical power models. Analytical
power models estimate the switching power associated with
input signal changes. Average power consumption is calculated
by combining signal switch density and switching power.
Compared to a simulation-based method, a probability-based
method is faster but trades off accuracy due to the approximate
errors in analytical power models and signal activity estima-
tions.
In the speciﬁc context of Field Programmable Gate Ar-
rays (FPGAs), the power estimation engines embedded in
academic architecture exploration tools are typically based
on probabilistic activity estimation [2] and analytical power
models [3]–[5]. A probabilistic power estimation tool faces two
challenges. First, the accuracy of these analytical power models
is guaranteed to only few input signal patterns of the different
circuit elements. Unfortunately, the input signal patterns of
FPGAs may signiﬁcantly differ from a design to another. For
instance, the power differences of a 4-input Look-Up Table
(LUT) can reach 69% under diverse input signal patterns [4].
Therefore, current power estimation tools guarantee accuracy
on very restrictive conditions. Second, academic FPGA archi-
tecture exploration tools [7] employ architecture description
language [8] to model highly ﬂexible FPGA architectures.
The hierarchy and complex interconnects inside modern FPGA
logic block architectures can be precisely described with the
architecture description language. The timing parameters of
logic and routing elements are richly provided for accurate
timing analysis. However, there are very limited transistor-level
modeling parameters in architecture description language, that
can be exploited for power estimations. These two challenges
cause that current power estimation tools relying on analytical
power models cannot capture well the power characteristics
of a wide range of novel FPGA architectures. Fortunately,
during the last decade, we saw signiﬁcant advances in SPICE
simulators and computing capabilities. Nowadays, SPICE sim-
ulators can handle millions of transistors in a few minutes
[9], motivating us to explore simulation-based approaches to
FPGA.
In this paper, we introduce FPGA-SPICE, a simulation-
based power estimation framework for FPGAs, that is tightly
integrated within the popular academic architecture exploration
tool suite VTR [7]. We extend the generic architecture de-
scription language [8] to consider transistor-level parameters
related to each module inside the FPGA architecture under
evaluation. FPGA-SPICE can output SPICE testbenches at
different level of complexity, namely full-chip-level, grid-
level and component-level. The full-chip level dumps a netlist
of a complete FPGA fabric, including mapping, placement
and routing results as well as technological information. To
reduce simulation time, FPGA-SPICE employs netlist splitting
strategies to slice full-chip-level testbenches into grid-level
testbenches, each of which consisting of a complete logic
block netlist, or component-level testbenches, which consider
individual circuit elements, such as LUTs, ﬂip-ﬂops (FFs)
and multiplexers. We use FPGA-SPICE to study the power
characteristics of a commercial FPGA architecture at 22nm,
45nm and 180nm technology nodes. Experimental results
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show that the grid-level and component-level testbenches can
achieve 14× simulation time reduction with only 14% error
accuracy on average, when compared to the most accurate
power estimation approach, i.e., the full-chip-level testbench.
FPGA-SPICE veriﬁes the conclusion given in literatures [5],
that only 10% of the total power comes from LUTs and FFs
and the rest 90% is consumed by the routing architectures.
FPGA-SPICE reports that the global routing architecture and
local routing architecture consume 50% and 40% of the total
power, respectively. Leveraging on SPICE simulations, FPGA-
SPICE can produce more accurate power analysis than analyt-
ical power models, bringing new opportunities in architecture
explorations.
This paper is organized as follows. In Section II, we report
some brief background on FPGA architectures and academic
architecture exploration tools. In Section III, we introduce
the core engine of FPGA-SPICE. In Section IV, we report
experimental results, while in Section V we conclude the paper.
II. BACKGROUND
In this section, we ﬁrst introduce the principles of modern
FPGA architectures. Then, we comment on state-of-the-art
academic architecture exploration tools that are compatible
with modern FPGA architectures.
A. Island-style FPGA Fabric
Modern FPGA architectures are based on island-style fab-
rics that are interconnected by rich programmable routing
resources. Fig. 1 describes the principles of modern FPGA
architectures where Conﬁgurable Logic Blocks (CLBs), orga-
nized in array, are surrounded by a global routing architecture.
The global routing architecture is built with Connection Blocks
(CBs), which connect CLB pins to routing tracks, and Switch
Boxes (SBs), that interconnects routing tracks. A CLB typically
comprises a number of Basic Logic Elements (BLEs) each
of which consists of a Look Up Table (LUT), a D Flip-ﬂop
(FF), and an output selector (2:1 Multiplexer). A local routing
architecture consists of fully populated crossbars that intercon-
nects BLE pins and CLB pins. Nowadays, commercial FPGAs
[10]–[12] apply architectural enhancements to improve the area
and speed of arithmetic-intensive implementations. Columns of
CLBs are replaced with heterogenous blocks, such as memory
banks and DSP blocks. BLEs comprise of fracturable LUTs
[13] and hard carry chains [14]. Local routing architecture
also interconnects adjacent CLBs to provide highways between
neighbours [15], [16]. High speed transceivers and hard wired
logic blocks are used to implement ultra-high speed I/Os in
addition to the standard I/O blocks.
B. Academic FPGA Architecture Exploration Tools
The performance of an FPGA strongly depends on hard-
ware/software co-optimizations. In order to study various
possible architecture, academic architecture exploration tool
suites are developed. In this paper, we focus on the VTR
tool suite, whose ﬂow is illustrated in Fig. 2. The Logic
synthesis tool ABC [18] optimizes the benchmark circuits and
performs a technology mapping. The activity estimator ACE2
[2] computes the signal activities of all the internal nodes in
the benchmark circuits. Finally, the tool VPR [7] packs, places
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Fig. 1. Modern FPGA architecture
and routes the circuits into a hypothetic FPGA deﬁned with the
architecture description language. In the packing stage, LUTs
and FFs are clustered into CLBs. Placement determines the
physical positions of CLBs in the FPGA fabric. Routing stage
maps the nets of CLBs into routing architectures. After routing,
VersaPower [5] estimates the power consumption with signal
activities and analytical power models. Previous works [3], [4]
were designed exclusively for early VPR versions, whose focus
were limited to restricted FPGA architectures. VersaPower
[5], integrated in the latest VPR, supports the architecture
description language and diverse architectures. In this paper,
we will compare on our power estimation framework to the
analytical power model used in VersaPower.
III. FPGA-SPICE ENGINE
FPGA-SPICE aims at interfacing a SPICE-based electrical
simulator with the VTR tool suite in order to perform accurate
power analysis. As illustrated in Fig. 3, FPGA-SPICE exploits
the description of the architecture provided by the architect to
VTR, the mapped netlists and the estimated signal activities
to dump circuit netlists and the associated testbenches for the
implemented benchmarks. The tool subsequently invokes a
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Fig. 3. FPGA-SPICE EDA ﬂow.
SPICE simulator to conduct power analysis.
FPGA-SPICE reads transistor-level design parameters from
an extended architecture description XML ﬁle and use them
to automatically generate detailed SPICE netlists of the circuit
elements of the FPGA architecture. Section III-A is devoted
to introducing the proposed extension of the VTR architecture
description language.
Alternatively, FPGA-SPICE can use a user-deﬁned SPICE
netlists rather than automatically generating them. This is an
interesting feature to model ﬁne-grain FPGA components, such
as SRAMs, whose performances are highly dependent on the
technology and the circuit structure. This brings the capabil-
ity to study the system-level impact of the circuit elemen-
tary blocks, thereby enabling interesting circuit/architecture
co-optimization opportunities. Details about transistor-level
SPICE netlists generation are introduced in Section III-B.
FPGA-SPICE can generate its netlists at three lev-
els of complexity, which are full-chip-level, grid-level and
component-level. Fig. 4 illustrates the granularity of each level.
In a full-chip-level testbench, all the components, such as
CLBs, SBs and CBs, are simulated within a unique SPICE
netlist, leading to very accurate simulation. Nevertheless, a
full-chip-level testbench simulation may require long runtime
and large memory usage because of the exponential complexity
of Electrical Design Automation (EDA) algorithms. To reduce
both runtime and memory usage, FPGA-SPICE can split
the evaluation of a full-chip-level testbench into grid-level
and component-level testbenches. The grid-level testbenches
consider separately each individual CLBs, memory banks,
DSP blocks, SB multiplexers and CB multiplexers. In the
component-level testbenches, the CLBs are further sliced into
individual modules, such as LUTs, FFs and local routing
multiplexers, for each of which an associated testbench is
created. Section III-D focus on the splitting strategies in
grid/component-level testbenches.
FPGA-SPICE is available at [17].
A. Extended Architecture Description Language
FPGA-SPICE extends the architecture description language
of [8]. This architecture description language can model highly
ﬂexible FPGA architectures at an abstract level. In the ex-
tension, we add transistor-level circuit design parameters for
modelling the circuit components of the FPGA modules.
First, transistor model and basic geometrical properties are
deﬁned in XML nodes tech lib and transistor, as follows:
<tech lib lib path=“45nmHP.pm” nominal vdd=“1.0”/>
<transistors pn ratio=“1.5”>
<nmos chan length=“45e-9” min width=“140e-9”/>
<pmos chan length=“45e-9” min width=“140e-9”/>
</transistors>
The channel length, transistor width and ratio between p-
type and n-type transistors are deﬁned in the XML properties
nmos and pmos, respectively.
Then, transistor-level circuit design parameters of a FPGA
module are deﬁned under a XML property called spice model.
The VTR architecture description language models all logic
blocks with a hierarchy of XML properties, called pb type.
We create a property spice model name under pb type to link
the logic blocks to deﬁned spice models. The following code
shows an example, where a 6-input LUT spice model, lut6, is
deﬁned and linked to a logic block, n lut6:
<spice model type=“lut” name=“lut6” sp netlist=“lut6.sp”>
<port type=“input” preﬁx=“in” size=“6”/>
<port type=“output” preﬁx=“out” size=“1”/>
<port type=“sram” preﬁx=“sram” size=“64”/>
</spice model>
<pb type name=“n lut6” spice model name=“lut6”>
</pb type>
Under the XML property spice model, the ports of a
LUT should be deﬁned by providing the size, port type and
port name. Since the circuit designs of some of the FPGA
modules are highly dependent on the technology nodes, such
as SRAMs, hard logic blocks or FFs, FPGA-SPICE allows
user-customized SPICE netlists for each deﬁned spice model.
In the above example of lut6, a user-customized SPICE netlist
is deﬁned in the XML properties, sp netlist.
698 2015 33rd IEEE International Conference on Computer Design (ICCD)
(a)
(b)
M
em
ory B
ank
~
~
...
~
~
...
~
D
SP B
locks
~
~
...
...
... ...
~
~
...
L
U
T ~
FF
...
CLB
~
~
...
CLB
~
~
...
CLB
~
~
...
Hetergenonous Blocks and CLBs SB MUXes
CB 
MUXes
(c)
~
~
...
M
U
X
...
Hetergenonous Blocks CLB MUXes LUTs FFs
~
~
...
L
U
T ~
FF
... ...
SB 
MUXes
CB 
MUXes
...
...
~
~
...
M
U
X
~
~
...
M
U
X
D
SP B
locks
~
~
...
M
em
ory B
ank
~
~
...
~
~
...
M
U
X
~
~
...
M
U
X
~
~
...
M
U
X
~
~
...
M
U
X
~
~
...
M
U
X
~
~
...
M
U
X
~
~
...
M
U
X
~
~
...
M
U
X
~
~
...
M
U
X
~
~
...
M
U
X
~
~
...
M
U
X
Fig. 4. Ilustration of the testbenches simularity: (a)
Full-chip-level, (b)grid-level and (c) component-level
testbenches.
B. Transistor-level Circuit Netlist Generation
In an FPGA, the circuit-level implementations for the dif-
ferent blocks, such as channel wires, multiplexers and LUTs,
are highly dependent on the architectural choices. FPGA-
SPICE can automatically determine their design parameters
and generate their SPICE netlists. In this section, we will
discuss the details of the circuit netlist generation engine.
1) Multiplexers: The multiplexers in FPGAs have diverse
sizes and fan-outs, depending on their locations, i.e., in local
routing or global routing.
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Fig. 5. Transistor-level circuit design of (a) a global routing
multiplexer, (b) a local routing multiplexer, and (c) the
internal tree-like structure.
In this context, different circuit-level optimization, such as
transistor sizing and the use of tapered buffer, may apply.
The transistor sizes and buffer allocation can be speciﬁed
in the SPICE model deﬁnitions. The presence or absence of
input/output inverters/buffers can be declared by setting the
XML properties exist and type. Additionally, the size and
design topology can be customized by properly setting the
XML properties tapered, tap buf level and f per stage. The
use of a pass gate logic or a transmission gate logic design
style can be speciﬁed in the XML property pass gate logic.
The sizes of the transistors used in the pass gate or transmission
gate logic can be speciﬁed in the XML properties nmos size
and pmos size.
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Transistor-level circuit design examples of global routing
multiplexers and local routing multiplexers are shown in Fig.
5(a) and Fig. 5(b), respectively. The tree-like structure of
multiplexers is depicted in Fig. 5(c). The transistor-level circuit
design of a global routing multiplexer in Fig. 5(a) can modelled
by the following code:
<spice model type=“mux” name=“sb mux”/>
<input buffer exist=“on” type=“inverter” size=“1”/>
<output buffer exist=“on” type=“inverter” tapered=“on”
tap buf level=“3” f per stage=“4”/>
<pass gate logic type=“transmission gate”
nmos size=“1” pmos size=“1.5”/>
</spice model>
Global routing multiplexers require an output tapered
buffer [21], in order to drive the long routing metal wires as
well as downstream loads due to the SB and CB multiplexers
[19]. The output tapered buffer in Fig. 5(a) consists of three
stages and the logical effort between stages is four. Input
buffers are added to restore the input signals and drive the
tree-like internal structure of the multiplexer. Fig. 5(b) depicts
the circuit design of a local routing multiplexer which intercon-
nects CLB input pins to BLE input pins. Because the fanout of
the multiplexer is typically small (one or two inverters), there
is only a minimum-size output inverter.
FPGA-SPICE translates the architectural needs and design
topologies into multiplexer SPICE netlists and initializes the
SRAM conﬁgurations according to VPR routing results.
2) Look-Up Tables: LUTs are crucial components in FP-
GAs as they serve as combinational function generators. Fig.
6 illustrates the transistor-level circuit design of a LUT con-
sidered in this paper, including SRAMs, decoded multiplexers,
and buffers [20].
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Fig. 6. An example of the transistor-level design of a LUT
The following XML properties are used to describe the
circuit characteristics of the implementation in Fig. 6. The
input buffer properties model the buffers between the inputs of
internal multiplexer and SRAM outputs. The lut input buffer
properties describe the buffers at LUT inputs, where f stage
denotes the logic efforts of the input buffers. FPGA-SPICE
decodes technology mapping results of LUTs to properly
initialize the SRAM bits.
<spice model type=“lut” name=“lut6”>
<lut input buffer exist=“on” type=“inverter”
size=“1” f stage=“2”/>
<input buffer exist=“on” type=“inverter” size=“1”/>
<output buffer exist=“on” type=“inverter” size=“1”/>
<pass gate logic type=“transmission gate”
nmos size=“1” pmos size=“1.5”/>
</spice model>
C. Channel Wire
In modern FPGAs, channel wires are non-negligible mod-
ules owing to the facts that CLB area increases to contain
heterogeneous blocks and difﬁculties in scaling down intercon-
necting metal wires. A length-L channel wire is abstracted as
L cascaded segments, each of which spans a unique CLB. Fig.
7(a) depicts a length-2 channel wire in unidirectional routing
architecture [6]. The channel wire is divided into two segments,
namely Segment0 and Segment1.
CLB0 CLB1
SB0
CB0
4.6fF
52Ω
CB1
SB1
CLB2
CB0 CB1
(a)
(b)
SB0
SB2
SB3
SB2 SB3
SB1
Segment 0
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wire_param 
model_type=“pi” 
res_val=“103.84”
cap_val=“13.80e-15” 
level=“1”
52Ω
4.6fF 4.6fF
52Ω52Ω
4.6fF 4.6fF4.6fF
Fig. 7. (a) A length-2 unidirectional wire (highlighted in red)
within FPGA routing architecture; (b) Corresponding RC
modelling of segments
We assume that the inputs of CBs are connected to the
middle of segments, breaking segments into two parts. We
model each part of segments with distributed RC lines. The
type of RC lines, i.e., either π-type or T -type, is speciﬁed
in the XML property model type. The number of levels of
a RC line can be customized by setting the XML property
level. The total resistances and capacitance of a segment can be
deﬁned in XML properties res val and cap val, respectively.
The following example describes the RC models of segments
in Fig 7(b), corresponding to the segments in Fig 7(a).
<spice model type=“chan wire” name=“chan segment”>
700 2015 33rd IEEE International Conference on Computer Design (ICCD)
<wire param model type=“pi” res val=“103.84”
cap val=“13.80e-15” level=“1”/>
</spice model>
D. Netlist Splitting Strategies
Full-chip-level netlists, that consider the full FPGA fabric
in unique SPICE testbenches, produce accurate analysis but at
the cost of large simulation time and memory usage. FPGA-
SPICE can distribute the individual elements of a full-chip-
level testbench into separate grid/component-level testbenches,
signiﬁcantly reducing the simulation time and memory usage
at the cost of a lower accuracy. In this section, we introduce the
two techniques used in FPGA-SPICE to split a full-chip netlist,
namely voltage stimuli/load extraction and parasitic activity
estimation.
1) Voltage Stimuli and Loads Extraction: FPGA-SPICE
generates its individual testbenches by including voltage stim-
uli and downstream loads. To illustrate the technique, Fig. 8
shows a BLE multiplexer (in blue) that is driven by signals
A and B, and that fanouts to local routing and global routing
architectures.
First, voltage stimuli are added to model the signal ac-
tivities of A and B. Their frequencies and pulse widths are
derived from signal density and activities. The signal density
deﬁnes the number of switching events of a signal in one clock
cycle while the probability represents the proportion that the
signal is in logic 1 during one system clock cycle. To relate
these activity information, we set the frequency of the voltage
stimuli to:
freq =
clock period
density(Signal)
. (1)
The pulse width of a voltage stimuli is set to:
pulse width = freq · probability(Signal). (2)
Then, FPGA-SPICE adds the loads of the block by extract-
ing the downstream elements in the architecture (highlighted
in red in Fig. 8(a)). The downstream loads of a grid/component
should be included in the testbench for two reasons: (1) these
loads are charged/discharged by the element and (2) the power
consumption is sensitive to voltage slews, which are highly
dependent on the downstream loads [3]. Note that, if the
downstream loads include channel wires, the channel wires
should be extracted and included to the testbench.
2) Parasitic Activity Estimation: Input signals in
grid/component-level netlists should accurately model
the internal signal activities of FPGA modules. In an FPGA,
the signals of the used nets may be parasitically propagated
to unused nets, depending on the topology of the routing
architecture. ACE2 estimates the signal activities of the used
nets but cannot foresee the parasitically propagated activities
because they are only predictable after the routing pass
ﬁnishes. Fig. 9 illustrates the parasitic net signals sourcing
from a used net, called net0. Assume net0 is only used by
the CLB through local routing (green path) and not routed
to the global routing architecture. VPR assumes that all
the downstream components driven by net0 are idle and
conﬁgures them to propagate their ﬁrst inputs. However, in
such condition, net0 will be propagated through the routing
structure (red path). These parasitic activities will cause
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extra power consumption and should be taken into account.
FPGA-SPICE performs parasitic activity estimation for all the
unused nets after routing stage.
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Fig. 9. An example for parasitic nets estimation.
IV. EXPERIMENTAL RESULTS
In this section, we study the runtime, memory usage
and accuracy of the different levels of FPGA-SPICE. Then,
we use FPGA-SPICE to study the power breakdown of a
modern FPGA architecture under different technology nodes
and compare the results to standard analytical models, i.e.,
VersaPower.
A. Methodology
We use the FPGA-SPICE EDA ﬂow in Fig. 3. MCNC
big20 benchmarks [23] are selected as the EDA ﬂow in-
puts. First, ABC synthesizes the benchmarks and ACE2
estimates the signal activities. Then, VPR packs, places
and routes. Afterwards, the FPGA-SPICE generates the full-
chip/grid/component-level testbenches with the architecture
XML ﬁles. In the last step, we run SPICE simulators to analyze
power. The experiments are run on a 64-bit RedHat Linux
server with 32 AMD Opteron Processors and 128Gb memory.
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In this paper, we resemble the architecture of an Altera
Stratix IV FPGA, where each CLB contains I = 33 inputs pins
and N = 10 fracturable 6-input LUTs (K = 6). Length-4 uni-
directional routing architectures are employed to interconnects
Wilton’s Switch Blocks, where Fs = 3. We set Fc,in = 0.15
and Fc,out = 0.10. The channel width, W , is set to 120 by
adding 20% margin to the minimum channel width that VPR
can route the biggest tested benchmark. All the architecture
description ﬁles used in this paper are available at [17]. We
investigate three technology nodes, 22nm, 45nm and 180nm
using the PTM model [24]. The transistor-level circuit designs
of SRAMs, FFs and multiplexers are derived from [20]. We
model routing wire segments with a one-level π-type RC
models and the wire parameters are derived from ITRS [22].
We determine the simulation clock period by adding 20% slack
to the VPR critical path delay, in order to consider errors
between the timing analysis engine and SPICE simulations
[6]. The time period of simulations should be a full operating
cycle by considering the least active signal, as follows:
sim time period =
clock period
min{density(Signal)} . (3)
However, the density of the least active signal is typically
very low, which leads to long time period and large simulation
time. Instead, we replace the min{density(Signal)} with the
average density of signals to reduce the the simulation time.
The time step of SPICE simulator is set to 0.1ps and fast
simulation algorithm is turned on.
B. Studies on Runtime, Memory Usage and Accuracy
Simulating full-chip-level testbenches is the most accurate
approach to power analysis at the cost of runtime and memory
usage. Table I compares the runtime, memory usage and
power results of full-chip/grid/component-level testbenches at
different technology nodes, obtained for the MCNC big20
benchmark s298. Compared to the full-chip-level testbench,
the grid-level testbenches achieve 12× speed-up in runtime
with a moderate 14.5% error on average over the different
technology nodes. Compared to the full-chip-level testbench,
the component-level testbenches accelerate 14× in runtime
with a 13.6% error on average over the different technology
nodes. Component-level testbenches lead to the best trade-off
in runtime and accuracy loss thanks to the efﬁcient netlist
splitting strategies discussed in Section III-D. Therefore, in
the following, we use component-level power results to study
power breakdowns. We also examine the effects of the parasitic
activity estimation on the accuracy. Without the parasitic
activity estimation, on average, the accuracy of the grid-level
and the component-level testbenches degrades by 16%, while
the runtime is reduced by 18%. Especially, the power of CBs
and SBs gets under-estimated by 37%.
C. Power Breakdowns
In this part, we use FPGA-SPICE to study the power
breakdowns of the considered FPGA architecture. Fig. 10
shows the power repartition by components for the three
considered technology nodes. These breakdowns are obtained
by averaging the results over the complete MCNC big20 suite.
In general, the routing architecture consumes 90% of the total
power with the global routing architecture takeing 60% of the
overall power. When the technology scales down from 180nm
to 22nm, the power share of the global routing architecture
increases, resulting from the fact that interconnect does not
scale down as the same ratio as transistors do. Indeed, the
parasitic transistor capacitance decreases by 90% from 180nm
to 22nm technology node but the interconnect capacitance per
length is reduced by only 70% [5]. Consequently, at 22nm
and 45nm technology, the number of stages in the SB tapered
buffers in typically larger in order to drive the interconnect
wires. Therefore, the power share of SBs grows from 180nm
to 22nm technology. The obtained results are in accordance
with literature [5].
D. Accuracy Examination on VersaPower
We compare the power breakdown results between FPGA-
SPICE and VersaPower, as shown in Fig. 10. FPGA-SPICE
predicts that the local routing architecture occupies as large
power share as the global routing architecture, which is differ-
ent from the VersaPower. It can be explained in the following
reasons. First, FPGA-SPICE takes the parasitic net activities in
account which leads to additional power consumption in rout-
ing architectures. VersaPower assumes that unused resources in
FPGAs can be regionally powered-off and therefore parasitic
net activities can be neglected. Second, FPGA-SPICE uses
electrical simulations and real conﬁguration information from
VTR, i.e., SRAM conﬁgurations in LUTs, used and unused
routing multiplexer conﬁgurations, to accurately analyze the
power of the architectures, while VersaPower only considers
worst-case scenario and basic scaling strategies [5]. Due to
the large runtime cost, we only compare the power results of
the s298 benchmark between VersaPower and FPGA-SPICE.
VersaPower over-estimates the total power by at least 24%,
when compared to the full-chip-level results.
V. CONCLUSION
This paper introduces a simulation-based power estima-
tion framework for FPGAs, called FPGA-SPICE. This tool
extends the VTR architecture description language to include
transistor-level modeling parameters of FPGA components.
Tightly embedded in academic architecture exploration tool
suites, FPGA-SPICE generates SPICE netlists at different
levels of complexity, considering precise technology mapping,
placement and routing information as well as technological
data. It subsequently uses SPICE simulators to perform accu-
rate power analysis, leading to better accuracy compared to an-
alytical power models. As a general-purpose power estimation
framework, FPGA-SPICE can support more transistor-level
circuit design topologies, such as one-level/two-level multi-
plexers as well as emerging technologies, such as Resistive
Random Access Memories (RRAMs).
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